{"id":45165,"date":"2015-09-16T15:55:20","date_gmt":"2015-09-16T01:55:20","guid":{"rendered":"http:\/\/www.irantahgig.ir\/?p=45165"},"modified":"2015-09-16T15:55:20","modified_gmt":"2015-09-16T01:55:20","slug":"%d9%85%d8%b9%d9%85%d8%a7%d8%b1%db%8c-%d9%be%d8%b1%d8%af%d8%a7%d8%b2%d9%86%d8%af%d9%87-%d9%82%d8%af%d8%b1%d8%aa-%da%a9%d8%a7%d8%b1%d8%a2%d9%85%d8%af-%d9%88-%d9%be%d8%b1%d8%af%d8%a7%d8%b2%d9%86%d8%af","status":"publish","type":"post","link":"http:\/\/www.irantahgig.ir\/?p=45165","title":{"rendered":"\u0645\u0639\u0645\u0627\u0631\u06cc \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0642\u062f\u0631\u062a \u06a9\u0627\u0631\u0622\u0645\u062f \u0648 \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0633\u0644\u0648\u0644\u06cc"},"content":{"rendered":"

Power efficient processor architecture and the Cell processor<\/span><\/p>\n

\u062a\u0627\u0631\u06cc\u062e:<\/strong> \u06f2\u06f0\u06f0\u06f5<\/span><\/p>\n

\u067e\u0627\u06cc\u06af\u0627\u0647:\u00a0<\/strong> IEEE Xplore<\/span><\/span><\/p>\n

\u0644\u06cc\u0646\u06a9 \u062f\u0627\u0646\u0644\u0648\u062f \u0627\u0635\u0644 \u0645\u0642\u0627\u0644\u0647<\/a><\/span><\/p>\n

\"OK\"<\/span><\/p>\n

\t

\n\n\t\t\n\t\t
\n\t\t\t100,000 \u0631\u06cc\u0627\u0644 – \u0627\u0636\u0627\u0641\u0647 \u06a9\u0631\u062f\u0646 \u0628\u0647 \u0633\u0628\u062f \u062e\u0631\u06cc\u062f<\/span> <\/span><\/a>\u0646\u0647\u0627\u06cc\u06cc \u06a9\u0631\u062f\u0646 \u062e\u0631\u06cc\u062f<\/a>\n\t\t\t\t\t\t\t\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t<\/svg>\n\t\t\t\t\t\t\u0645\u0648\u0631\u062f \u0628\u0647 \u0633\u0628\u062f \u062e\u0631\u06cc\u062f \u0627\u0636\u0627\u0641\u0647 \u0634\u062f\t\t\t\t\t<\/span>\n\t\t\t\t<\/span>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\n\t\t

<\/span><\/p>\n

\u0646\u0627\u0645 \u0645\u062c\u0644\u0647:\u00a0<\/strong>In High-Performance Computer Architecture<\/span><\/span><\/p>\n

\u0642\u06cc\u0645\u062a:<\/strong> \u06f1\u06f0\u06f0,\u06f0\u06f0\u06f0 \u0631\u06cc\u0627\u0644<\/span><\/p>\n

\u062a\u0639\u062f\u0627\u062f \u0635\u0641\u062d\u0627\u062a \u0627\u0646\u06af\u0644\u06cc\u0633\u06cc:<\/strong> \u06f5<\/span><\/p>\n

\u062a\u0639\u062f\u0627\u062f \u0635\u0641\u062d\u0627\u062a \u0641\u0627\u0631\u0633\u06cc:<\/strong> \u06f1\u06f0<\/span><\/p>\n

\u06a9\u062f: <\/strong>\u06f5\u06f5\u06f0\u06f4\u06f6<\/span><\/p>\n

\u0686\u06a9\u06cc\u062f\u0647 \u0641\u0627\u0631\u0633\u06cc<\/span><\/h3>\n

\u0627\u06cc\u0646 \u0645\u0642\u0627\u0644\u0647 \u067e\u06cc\u0634 \u0632\u0645\u06cc\u0646\u0647 \u0648 \u0627\u0633\u062a\u062f\u0644\u0627\u0644\u06cc \u0631\u0627 \u062f\u0631 \u0645\u0648\u0631\u062f \u0628\u0639\u0636\u06cc \u0627\u0632 \u0645\u0639\u0645\u0627\u0631\u06cc\u200c\u0647\u0627 \u0648 \u062a\u0635\u0645\u06cc\u0645\u0627\u062a \u062c\u0647\u062a \u0637\u0631\u0627\u062d\u06cc \u062f\u0631 \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0633\u0644\u0648\u0644\u06cc\u060c \u06cc\u0639\u0646\u06cc \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647\u200c\u0627\u06cc \u06a9\u0647 \u0628\u0631\u0627\u06cc \u0645\u062d\u0627\u0633\u0628\u0627\u062a \u0641\u0634\u0631\u062f\u0647 \u0648 \u06a9\u0627\u0631\u0628\u0631\u062f\u0647\u0627\u06cc \u0631\u0633\u0627\u0646\u0647\u200c\u0627\u06cc \u063a\u0646\u06cc \u067e\u0647\u0646\u0627\u06cc \u0628\u0627\u0646\u062f \u06a9\u0647 \u0645\u0634\u062a\u0631\u06a9\u0627 \u062a\u0648\u0633\u0637 \u0634\u0631\u06a9\u062a\u200c\u0647\u0627\u06cc \u0633\u0648\u0646\u06cc\u060c \u062a\u0648\u0634\u06cc\u0628\u0627 \u0648 IBM \u062a\u0648\u0633\u0639\u0647 \u062f\u0627\u062f\u0647 \u0634\u062f\u0647 \u0627\u0633\u062a\u060c \u0627\u0631\u0627\u0626\u0647 \u0645\u06cc\u200c\u062f\u0647\u062f.<\/span><\/p>\n

\u0686\u06a9\u06cc\u062f\u0647 \u0627\u0646\u06af\u0644\u06cc\u0633\u06cc<\/span><\/h3>\n

This paper provides a background and rationale for some of the architecture and design decisions in the cell processor, a processor optimized for compute-intensive and broadband rich media applications, jointly developed by Sony Group, Toshiba, and IBM<\/span><\/p>\n

\u0645\u0634\u062e\u0635\u0627\u062a \u0627\u0633\u062a\u0646\u0627\u062f\u06cc<\/strong><\/span><\/h3>\n

Hofstee, H. P. (2005, February). Power efficient processor architecture and the Cell processor. In High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on (pp. 258-262). IEEE<\/span><\/p>\n

\u062f\u0627\u0646\u0644\u0648\u062f \u0627\u0635\u0644 \u0645\u0642\u0627\u0644\u0647<\/span><\/h3>\n

\"10002icon\"<\/a>\u0648\u06cc\u0698\u06af\u06cc\u200c\u0647\u0627\u06cc \u0645\u0642\u0627\u0644\u0647 \u0645\u0639\u0645\u0627\u0631\u06cc \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0642\u062f\u0631\u062a \u06a9\u0627\u0631\u0622\u0645\u062f \u0648 \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0633\u0644\u0648\u0644\u06cc<\/span><\/h1>\n

\u0645\u0642\u0627\u0644\u0647 “\u0645\u0639\u0645\u0627\u0631\u06cc \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0642\u062f\u0631\u062a \u06a9\u0627\u0631\u0622\u0645\u062f \u0648 \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0633\u0644\u0648\u0644\u06cc” \u062f\u0631 \u0633\u0627\u0644 \u06f2\u06f0\u06f0\u06f5 \u062f\u0631 \u0645\u062c\u0644\u0647 In High-Performance Computer Architecture \u0686\u0627\u067e \u0634\u062f\u0647 \u0648 \u062f\u0631 \u067e\u0627\u06cc\u06af\u0627\u0647 \u0627\u0637\u0644\u0627\u0639\u0627\u062a\u06cc IEEE Xplore \u0646\u0645\u0627\u06cc\u0647 \u0634\u062f\u0647 \u0627\u0633\u062a. \u0627\u06cc\u0646 \u0645\u0642\u0627\u0644\u0647 \u0628\u0647 \u0628\u0631\u0631\u0633\u06cc\u00a0\u0645\u0639\u0645\u0627\u0631\u06cc\u200c\u0647\u0627 \u0648 \u062a\u0635\u0645\u06cc\u0645\u0627\u062a \u062c\u0647\u062a \u0637\u0631\u0627\u062d\u06cc \u062f\u0631 \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647 \u0633\u0644\u0648\u0644\u06cc\u060c \u06cc\u0639\u0646\u06cc \u067e\u0631\u062f\u0627\u0632\u0646\u062f\u0647\u200c\u0627\u06cc \u06a9\u0647 \u0628\u0631\u0627\u06cc \u0645\u062d\u0627\u0633\u0628\u0627\u062a \u0641\u0634\u0631\u062f\u0647 \u0648 \u06a9\u0627\u0631\u0628\u0631\u062f\u0647\u0627\u06cc \u0631\u0633\u0627\u0646\u0647\u200c\u0627\u06cc \u063a\u0646\u06cc \u067e\u0647\u0646\u0627\u06cc \u0628\u0627\u0646\u062f \u06a9\u0647 \u062f\u0631 \u0634\u0631\u06a9\u062a\u200c\u0647\u0627\u06cc \u0633\u0648\u0646\u06cc\u060c \u062a\u0648\u0634\u06cc\u0628\u0627 \u0648 IBM \u062a\u0648\u0633\u0639\u0647 \u062f\u0627\u062f\u0647 \u0634\u062f\u0647 \u0627\u0633\u062a \u067e\u0631\u062f\u0627\u062e\u062a\u0647 \u0627\u0633\u062a. \u0647\u0645\u0686\u0646\u06cc\u0646 \u0628\u0631\u0627\u0633\u0627\u0633 \u0627\u0637\u0644\u0627\u0639\u0627\u062a \u067e\u0627\u06cc\u06af\u0627\u0647 \u0627\u0637\u0644\u0627\u0639\u0627\u062a\u06cc \u06af\u0648\u06af\u0644 \u0627\u0633\u06a9\u0648\u0644\u0627\u0631 \u0627\u06cc\u0646 \u0645\u0642\u0627\u0644\u0647 \u06f4\u06f5\u06f0 \u0628\u0627\u0631 \u0645\u0648\u0631\u062f \u0627\u0633\u062a\u0646\u0627\u062f \u0642\u0631\u0627\u0631 \u06af\u0631\u0641\u062a\u0647 \u0627\u0633\u062a.<\/span><\/p>\n

\t\n\n\t\t\n\t\t

\n\t\t\t100,000 \u0631\u06cc\u0627\u0644 – \u0627\u0636\u0627\u0641\u0647 \u06a9\u0631\u062f\u0646 \u0628\u0647 \u0633\u0628\u062f \u062e\u0631\u06cc\u062f<\/span> <\/span><\/a>\u0646\u0647\u0627\u06cc\u06cc \u06a9\u0631\u062f\u0646 \u062e\u0631\u06cc\u062f<\/a>\n\t\t\t\t\t\t\t\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\n\t\t\t\t\t\t<\/svg>\n\t\t\t\t\t\t\u0645\u0648\u0631\u062f \u0628\u0647 \u0633\u0628\u062f \u062e\u0631\u06cc\u062f \u0627\u0636\u0627\u0641\u0647 \u0634\u062f\t\t\t\t\t<\/span>\n\t\t\t\t<\/span>\n\t\t\t\t\t\t\t\t\t\t\t\t\t\t\t<\/div>\n\n\t\t

Power efficient processor architecture and the Cell processor \u062a\u0627\u0631\u06cc\u062e: \u06f2\u06f0\u06f0\u06f5 \u067e\u0627\u06cc\u06af\u0627\u0647:\u00a0 IEEE Xplore \u0644\u06cc\u0646\u06a9 \u062f\u0627\u0646\u0644\u0648\u062f \u0627\u0635\u0644 \u0645\u0642\u0627\u0644\u0647<\/p>\n","protected":false},"author":5,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":[],"categories":[84,127,316,515],"tags":[],"_links":{"self":[{"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=\/wp\/v2\/posts\/45165"}],"collection":[{"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=45165"}],"version-history":[{"count":1,"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=\/wp\/v2\/posts\/45165\/revisions"}],"predecessor-version":[{"id":45177,"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=\/wp\/v2\/posts\/45165\/revisions\/45177"}],"wp:attachment":[{"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=45165"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=45165"},{"taxonomy":"post_tag","embeddable":true,"href":"http:\/\/www.irantahgig.ir\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=45165"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}