Fault Tolerant Reconfiguration System for Asymmetric Multilevel Converters Using Bi-Directional Power Switches

Pablo Barriuso, Juan Dixon, Senior Member, IEEE, Patricio Flores, and Luis Morán, Fellow, IEEE

Abstract—Asymmetric multilevel converters can optimize the number of levels by using H bridges scaled in power of three. The shortcoming of this topology is that the H bridges are not interchangeable and then, under certain faulty conditions, the converter cannot operate. A reconfiguration system based on bi-directional electronic valves has been designed for 3-phase cascaded H-bridge inverters. Once a fault is detected in any of the IGBTs of any H-bridge, the control is capable to reconfigure the hardware keeping the higher power bridges in operation. In this way, the faulty phase can continue working at the same voltage level by adjusting its gating signals. Some simulations and experiments with a 27-level inverter, to show the operation of the system under a faulty condition, are displayed.

Index Terms—Fault tolerance, power conversion, multilevel systems.

I. INTRODUCTION

Today, multilevel converters have become to be very popular, because they are able to generate voltage waveforms with less distortion than conventional inverters based on two-level topologies [1-4]. One step ahead has been the new multi-stage converter technology [5, 6], which allows to generate much more levels of voltage with less power semiconductors. When the number of levels is high enough (over 20), multilevel inverters are able to produce current waveforms with negligible THD. Besides, they can work using both, amplitude modulation and pulse width modulation strategies. This way of operation allows almost perfect currents, and very good voltage waveforms, eliminating most of the undesirable harmonics. One of the multi-stage technologies that allow producing many levels of voltage with a low number of transistors is the one based on cascaded H-bridges [6-8]. Topologies using H-bridges use relatively few power devices, and each one of the bridges work at a very low switching frequency, which gives the possibility to work at high power levels with low speed semiconductors, and to generate low switching frequency losses.

The objective of this paper is to show the performance of a reconfiguration technique that allows a cascaded H-bridge inverter to keep working even with a faulty bridge. This is of much importance on a multi-stage converter used for critical loads, like active power generators from fuel cells in a hospital or where a failure may cost thousands of dollars of losses. The topology of the reconfiguration system is described and simulations and experimental results are exposed. There are some authors that have covered the fault tolerant control in some types of multilevel inverters, but very different from the one addressed in this paper [9-17], and some others more alike [18-19], but this work is a more hardware oriented proposal that provides a very good solution to the problem under study.

II. OPERATION CHARACTERISTICS

A. Basic Topology

The circuit of Fig.1 shows the basic topology of one converter used for the implementation of multi-stage high-level inverters. It is based on the simple, four switches device (“H” converter), used for single phase inverters. These converters are able to produce three levels of voltage at the AC side: +Vdc, -Vdc, and zero.

![Three-level module for building multi-stage converters.](image)

Reference [20] has proposed a per phase power conversion scheme for synthesizing multilevel waveforms, connecting many converters like the one shown in figure 1 in series, but with all the dc voltages equal to “Vdc”.

Manuscript received February 25, 2008. Accepted for publication August 15, 2008. This work was supported by CONICYT through Project Fondecyt 1050067, and Millenium Project number P-04-048-F.

Copyright © 2007 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

Pablo Barriuso is with CDEC-SIC, Santiago, Chile, e-mail: pbarriuso@cdec-sic.cl
Juan Dixon (corresponding author), email: jdixon@ing.puc.cl, and Patricio Flores, e-mail: paflorel@ing.puc.cl, are with the Department of Electrical Engineering, Pontificia Universidad Catolica de Chile, Vicuña Mackenna 4860, Santiago, Chile, fax 56-2-552-2563.
Luis Morán is with the Department of Electrical Engineering, Universidad de Concepción, Concepción, Chile, e-mail: luis.moran@udec.cl
Such a multilevel inverter with ‘n’ equal DC voltage levels can offer only \(2^{n+1}-1\) distinct voltage levels at the phase output. The reference [21] goes one step ahead with dc voltages varying in binary fashion, which gives an exponential increase in the number of levels. For ‘n’ such cascaded inverters, with DC voltage levels varying in binary fashion, \(2^{n+1}-1\) distinct voltage levels may be achieved.

In this paper, the outputs of the modules are connected through transformers whose voltage ratios are scaled in power of three, allowing \(3^n\) levels of voltage. Then, with only three converters (n=3), 27 different levels of voltage are obtained: 13 levels of positive values, 13 levels of negative values, and zero. As a comparison, the first topology only achieves 7 levels with three converters, and the second topology just 15 levels. This strategy represents an optimization of the number of levels, and its drawback is that there are no redundant levels (same output voltage with different switching combinations), requiring bidirectional power flow at the auxiliary converters. However, in the particular applications mentioned above, redundant levels or bi-directional supplies are unnecessary because the topology uses output transformers that allow bi-directional power flow.

### B. System Components

Fig. 2 displays the circuit of the three-stage converter used in this work: a three-stage, 27-level inverter. The figure only shows one of the three phases of the complete system. The dc voltage \(V_{DC}\) of Fig. 2 can be a fuel cell system (Static Genset), a battery pack (UPS) or a solar cell. In the experimental prototype, \(V_{DC}\) is a battery pack, which is charged from photovoltaic cells through a MPPT (Maximum Power Point Tracker) [22]. The most important part of this topology, related with the purposes of this work, is the multi-winding transformer with bi-directional switches, which allows reconfiguration from a three-stage (27 levels) converter to a two-stage (9 levels) converter, keeping the bridges working with the higher power bridges.

The module located at the bottom of Fig. 2 has the highest voltage ratio, and is called Main Converter. The second module is the Auxiliary Converter (Aux) and the third module is the Multi-Bridge Converter (MBC), which normally works at the lowest voltage ratio and delivers small steps of amplitude modulation, but can also accomplish (after reconfiguration) the functions of the Main or the Auxiliary Converters and is essential for the purpose of this work. As the Main and Auxiliary Converters are commonly known and widely discussed in literature, only the MBC will be described.

The MBC shown in Figure 3 consist on a full power “H” Bridge, plus a special power transformer with three bi-directional switches \((S_1, S_2, S_3)\). Full power means the MBC must be able to replace anyone of the H bridges of Figure 2. The basic idea behind the Multi Bridge Converter (MBC) is to provide flexibility at the output power of the bridge. If a fault occurs in any of the H bridges, then the MBC will replace it. The faulty bridge is electronically isolated and
its functions are replaced by the reconfigured MBC without disruption, making the system more reliable. If the fault occurs in the MBC, then this bridge is isolated. In order to achieve the above operations, the MBC needs a transformer with three coils in its primary side, each coil corresponding to one of the transformer ratios of a normal 27 level inverter, i.e, 9:1, 3:1 and 1:1. Besides the transformer, a selector system, implemented with the already mentioned bi-directional switches, is required. This system will select which coil is actually needed, to replace the faulty bridge.

C. configuration System Operation

Under normal operation, only the bi-directional valve $S_1$ is conducting. In case that a fault appears in the Auxiliary Converter, then the valve $S_1$ of the MBC will be turned-off and $S_2$ will be turned-on. Likewise, if the fault is in the Main Converter, then $S_3$ will be turned-on instead of $S_2$. Additionally, a switching strategy at the faulty bridge will perform a zero output on this H-bridge. Figure 4 shows a graphical description of the above.

The operation of the system depends on the output signal delivered by a Fault Detection and Isolation (FDI) system. The FDI system takes information of strategically located current and voltage sensors. The information obtained from these sensors is processed in a microcontroller, able to discriminate different fault conditions. The following process after detection and discrimination of particular fault is to run the fault tolerant control (FTC). The FTC depends on the output signal of the FDI system, which can be generated in the same way from any FDI system. For those reasons, it is assumed that the output signal of the FDI system is known and has a delay of no more than 1 millisecond between the instant of occurrence of the fault and the instant of diagnosis. Then, the reconfiguration will be executed at the most 1 millisecond after the fault occurs. Figure 5 shows a block diagram of the FTC (FDI is part of a FTC scheme, and it is not considered in the drawing because it is not discussed in this paper).
III.  FAULT TOLERANT CONTROL SCHEME (FTC)

A. Faults Considered

For this study, faults in any IGBT, including the bi-directional valves have been considered, these faults correspond to:

1. **Short Circuit Fault (SCF).** It is the most dangerous fault because it leads to short-circuit at the battery terminals, inducing the circulation of very high currents through the switches. The FTC must be able to clear this fault as soon as it is detected, by using the IGBTs drivers capabilities, like desaturation method and soft turn-off, to switch it off before short-circuit currents go to destructive levels. After the faulty bridge is isolated, the MBC Bridge replaces it. If the fault occurs in the MBC, or any of their bi-directional valves, then the MBC is isolated.

2. **Open Circuit Fault (OCF).** This fault affects the output voltage of the inverter and is not quite harmful. However, it causes a disturbance in the signal, because one of the active levels (positive or negative) will become inoperative. Depending on the bridge affected by a faulty IGBT, its symptoms could vary from a little distortion, to a mayor voltage drop on the output wave. Faults in the Main or on the Auxiliary converters must be immediately cleared.

Taking into account both faults, and that there are twelve IGBTs on the H-bridges for each phase, twenty-four different faults may occur. Adding the three faults on the bi-directional valves, a total of twenty-seven possible faults per phase are possible.

B. FTC procedure

Due to the nature of the SCF, it is imperative to clear this fault as soon as possible, mainly when it occurs in one of the H bridges. This action totally depends on the accuracy and speed of the FDI system. Once the fault has been accurately detected and isolated, the FTC must proceed according to the following procedure:

**Step 1.** Isolate the faulty bridge by applying to its IGBTs the firing signals that render zero-volt output at that bridge.

**Step 2.** Reconfigure the MBC, to keep the faulty phase working with their higher level bridges. If the fault occurs in the MBC (including any of their bi-directional valves), then that bridge is isolated.

**Step 3.** Modify gating control in order to substitute the firing signals and keep that phase working with its high level bridges.

Step 3 of the procedure is not necessary if the fault occurs in the MBC or in one of its bi-directional valves.

IV. SIMULATION RESULTS

To see the performance of the reconfiguration scheme, a fault in the Main Bridge of phase A is simulated. The problem is solved by electronically inhibiting the faulty bridge and replacing its function with the MBC Bridge. After reconfiguration, the phase continues working as a 9-level topology. Figure 6 clearly shows how the FTC can accommodate the fault. The output voltage in Fig.6a) is reformd from a 27 levels signal to one of only 9 levels, but the other phases keep their normal 27-level operation and the currents follow their shapes with only a small disturbance. The figure 6c) shows how the PWM waveform of the MBC changes to take the new role. The simulation assumes that the fault isolation and inverter reconfiguration is achieved in one millisecond.

As can be seen in Figure 7, the harmonic distortion introduced on the phase currents by the reconfiguration is very small, allowing the system to continue its operation without the introduction of a high amount of harmonic distortion. This is accomplished thanks to the other phases of the reconfigured inverter, which maintain a 27-level structure, and to the absence of a common neutral. So, the 27-level phases help to clean up harmonic distortion at the faulty phase.
V. EXPERIMENTAL RESULTS

To test the overall performance of the system, a low power experimental prototype was assembled. The inverter generates a three-phase 27-level voltage waveform at 50 Hz, which feeds a wye connected load with floating neutral, from a voltage source of series connected lead-acid batteries. This configuration generates a current of approximately 1.8 \(\text{A}_{\text{rms}}\) with 9° lag on the load; the voltage and current waveform under normal conditions are shown in figure 8.

The figure 9 shows the frequency spectrum of each phase currents. It can be seen the low harmonic distortion that these type of inverter generates.

The fault is not carried out as a mean to prevent damage on the IGBTs. However, a fault signal to the FTC system, that indicates that a fault has occurred in the Main Bridge of phase A, is sent, so the system can execute the reconfiguration procedure under load. In figure 10, voltage and current waveforms of that experiment are displayed. As can be observed, the reconfiguration system is quite fast. The current in the damaged phase, which is now working with 9 levels instead of 27, looks a little more distorted and the THD has increased from 0.035% to 0.081. However, the THD is still negligible.

The figure 10 shows the deformations on the current waveform of phase A, beginning at the instant of reconfiguration. These deformations correspond to a drop in the amplitude and the lost of the 27-level pattern. However, the distortion is not too serious as currents on the two remaining phases keep a fairly sinusoidal shape, and the system can continue working until the fault is removed. The figure 11 displays the spectrum of each of the three phase currents; it can be seen that the spectrum of the phase A is more contaminated than the other two phases, because it is the phase that was reconfigured. The harmonic distortion is also bigger in the other phases than previous to the reconfiguration (see figure 9), which is normal due to the configuration of the circuit. The floating neutral of the circuit, forces the harmonic currents to flow through the other phases, distorting each phase current but in fact cleaning the current in the phase A, improving the overall current quality. Finally, figure 12 shows the voltages and currents after the reconfiguration and after all the dynamics have stopped. It can be observed that current at phase A is now more distorted.
Fig. 12. Voltage and current waveforms after the reconfiguration have been achieved.

The figure 12 also shows the change in voltage steps in the faulty phase (phase A), from 27 to only 9 levels. The current in phase A is clearly more distorted, but this is because after reconfiguration, no action was taken to change the PWM patterns of Main and Auxiliary Converters. They were just interchanged to keep working the high power levels. If the modulation is modified after reconfiguration, the current can keep its sinusoidal waveform, but the converter of that phase will work a little overloaded if 100% load is presented, because that bridge, after failure, only can accept 95% of full load.

VI. CONCLUSIONS

A reliable method to have tolerance to faults has been designed, implemented and tested. The implementation of the proposed scheme may be expensive, but constitutes a very good solution for inverters that cannot be taken out of operation because a failure may mean thousands of dollars of losses, or life risk in hospital applications. Only few hardware changes are required for the implementation of the system: a multi-coil transformer and a set of bi-directional valves. Highlights of this work are the capacity of the system of accommodating more than one fault per phase, to finally operate like a 3-level inverter. Even though this is possible, the odds that two or more faults may occur in one phase are too low to consider.


Pablo Barriuso got his Electrical Engineering and M.Sc degree from Pontificia Universidad Católica de Chile in 2008. Currently he is an engineer at CDEC-SIC, the ISO of the Chilean electrical interconnected system. During his M.Sc preparation was involved with the design and application of power electronics devices and studied the fields of photovoltaic generation, harmonic filtering, and fault tolerant control.

Juan Dixon (SM) was born in Santiago, Chile. He received the Ms. Eng. and the Ph.D. degrees from McGill University, Montreal, PQ, Canada in 1986, and 1988 respectively. Since 1979, he has been with the Electrical Engineering Department, Pontificia Universidad Católica de Chile, where he is presently Professor. He has presented more than 70 works in International Conferences and has published more than 30 papers related with Power Electronics in IEEE Transactions and IEE Proceedings. His main areas of interest are in Electric Traction, PWM Rectifiers, Active Filters, Power Factor Compensators and Multilevel converters. He has created an Electric Vehicle Laboratory, where state-of-the-art vehicles are investigated.

Patricio Flores was born in Santiago, Chile. He got his Electrical Engineering and M.Sc degree from Pontificia Universidad Católica de Chile in 2008. He currently works in the same University as research assistant in the Power Electronics and Electric Vehicle Lab. He helps new graduate students who are working on active power filters, electric power generation or electric vehicles research.

Luis Morán (F) was born in Concepción, Chile. He received the Ph.D. degree from Concordia University, Montreal, PQ, Canada in 1990. Since 1990, he has been with the Electrical Engineering Department, University of Concepción, where he is a Professor. He has written and published more than 30 papers in Active Power Filters and Static Var Compensators in IEEE Transactions. He is the principal author of the paper that got the IEEE Outstanding Paper Award from the Industrial Electronics Society for the best paper published in the Transaction on Industrial Electronics during 1995, and the co-author of the paper that was awarded in 2002 by the IAS Static Power Converter Committee. Since January 2005 he is a Fellow of IEEE. His main areas of interests are in AC drives, Power Quality, Active Power Filters, FACTS and Power Protection Systems.